FPGA Implimentation of DSSS Transmitter Using Pseudo Chaotic Sequence
نویسندگان
چکیده
منابع مشابه
Design and Implementation of DSSS-CDMA Transmitter and Receiver for Reconfigurable Links Using FPGA
Direct sequence spread Spectrum (DSSS), is also called as direct sequence code division multiplexing (DS-CDMA). In direct sequence spread spectrum, the stream of information to be transmitted is divided into small pieces, each of which is allocated across to a frequency channel across the spectrum. A data signal at the point of transmission is combined with a higher data-rate bit sequence (also...
متن کاملAn FPGA implementation of DS-SS communication system using pseudo chaotic sequence generator
-Chaotic system are unstable and a-periodic ,making them naturally difficult to identify and to predict .This nonlinear , unstable and a-periodic characteristics of chaotic signals has numerous features that make it attractive for communication use. This field of communication is termed as chaotic communication. Chaotic communication signals have large bandwidth and have low power spectrum dens...
متن کاملPseudo Chaotic Sequence Generator based DS-SS Communication System using FPGA
Spread spectrum (SS) technology is a data transfer technique designed to overcome the interference problems associated with narrow-band very high frequency and ultra high frequency Data transfer systems. Spread spectrum communication is used to reduce jamming of communication signal and provides a highly secure communication. In this paper we specifies the Field Programmable Gate Array (FPGA) i...
متن کاملImplementation of DSSS System using Chaotic Sequence using MATLAB and VHDL
In spread spectrum systems, pseudo-random (PN) sequences are used to spread the data bits. There are various type of PN sequences are available with good correlation properties, most of which are generated by Linear Feedback Shift Register (LFSR). In this paper we describe the generation pseudo chaotic sequences (PCS) and conventional PN sequences and its correlation properties. Here, pseudo-ch...
متن کاملImplementation of Pseudo-Noise Sequence Generator on FPGA Using Verilog
The objective of this paper is to develop a Pseudo-noise sequence generator implementation on FPGA using verilog HDL (hardware description language). Each functional module of this sequence gnerator is designed as a separate module and is tested for functionality by using ModelSim simulator of mentor graphics. FPGA implementation of Pseudo-noise sequence generator is done in this paper. This pa...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2018
ISSN: 2321-9653
DOI: 10.22214/ijraset.2018.5205